On-the-fly calculations of area and performance are a typical part of the computer-aided iterative design process in VLSI, which aims at a satisfactory tradeoff of various conflicting objectives, among which are test-generation time and test-set size. However, determining test sets on-the-fly as one circuit is transformed into another is extremely difficult. Our goal is to add a test dimension to the design optimization process that complements methods concerned with area and performance optimization. We define a set of logic transformations 
synthesis ogic designers and automated design tools for VLSI both have the same goals--to obtain circuits that represent the best tradeoff among conflicting design objectives. Although design objectives vary in priority, traditionally the most important are area (measured by gate count) and performance (measured by worst-case delay), both of which should be minimized. Since it is usually straightforward to assess the impact of small changes to a design on area and performance, iterative improvement has become the predominant strategy for solving multidimensional design objectives. However, determining sets of input test patterns as a circuit is transformed into another is extremely complex, so generation of such test sets is normally separated from the design process. Yet there exist empirical results demonstrating close relationships among the test sets for various implementations of the same function. For instance, Dav6 and Patel have shown that a complete test set for a two-level circuit almost always detects all single stuck-line (SSL) faults in other realizations of the same circuit [7] .
Others have circumvented the problem of on-thefly test-set computation by employing circuit transformations that preserve the complete test sets of the initial circuit [3, 8, 9, 12] , that is, the test sets for the initial circuit are sufficient to completely test all transformed circuits. We formalized the concept of test-set preserving (TSP) transformations in [3] and showed how they can explain analytically the testset relationships found by Dav6 and Patel in adder design [7] . A drawback to these approaches is that the complete test sets for the initial circuit can be much larger than those necessary to test transformed designs. For example, the minimal n-bit two-level adder requires at least c2 tests, where c is a constant; this is equivalent to (2n) tests in complexity notation. We show in [3] that the two-level adder can be transformed into the ripple-carry adder with TSP transformations only. However, the ripple-carry ad- We apply TSA transformations to adder design, extending our earlier work on TSP transformations [3] . The [3] , which were shown to suffice for adder design. Combinations of these transformations produce transformations such as "flattening," used elsewhere in the literature. We now characterize the test-set effects of the inverses of these TSP transfor- 
+ (p)). The expressions (E+)
and (E*) denote an arbitrary number of sum and product inputs, respectively. The number of product terms q in P is n xn2.., nm where ni is the number of inputs to the sum (s[). Inputs to (s+) are labeled X 1 x 2 i X n i , i and are subject to minor independence constraints [3] . The tO 1100 for the example in Figure 2 . However, T(S) contains T,(P) due. to the patterns chosen for r2; in this instance of T(S), no tests are added.
Next consider the stuck-at-0 fault xlO on an input
x,i of (s+). T(P) T(S) U TI(P) U To(P) The substitution transformation is defined as the inverse of the resubstitution transformation, i.e., ,9 -. Substitution replicates circuitry and moves fanout toward the primary inputs. We identify two forms of the substitution transformation, which are illustrated in Figure 3 ; these correspond to the two forms of resubstitution [3] . The test sets T(F) must be transformed so that the tests T(E) are applied to k copies of subcircuit E. The form of the test set transformation depends on the type of substitution.
In the case of space-disjoint substitution (Figure 3a ), Figure 3b by the sequential time-multiplexing of the tests T(E) by the sets of values V, V2, V. The test set transformation for time-disjoint substitution is:
The tests added by TSA transformations are expressed in terms of the module's inputs and outputs. In general, transformed modules are embedded within a circuit and these tests must be propagated and justified to insure that they detect new faults in the transformed circuitry. For the adder, a few justification and propagation functions V and Vp suffice to describe the conditions necessary to apply transformations to embedded modules. For arbitrary circuits, conventional testing techniques can be used. In the fourth stage of the adder, the sum s is computed by the module S, for 1 -< -< n. We assume a specific implementation of S consisting of two 2-input exclusive-or modules. These modules may be realized in any form, as exhaustive testing (4 tests) is required to detect faults in all possible implementations. Figure 6 depicts the adder Ct46, a quaternary structure present in the adder for the Advanced Micro Devices AM29050 microprocessor described by Lynch and Swartzlander [11] . with rn inputs occupies an area C proportional to m, the adder's layout area is A2(n, k)
Based on this measure, the minimum area for an adder (k occurs when k 2, even though the gate count A (n, 2) > A l(n, 3). Turning to performance measures, the longest delay in terms of gate-path length is VLSI implementation [13, 14] . This form allows us to cast the ripple-carry adder into the structure defined in the previous section. Figure   8 . Incidentally, both 1, and ] can be transformed into the minimal two-level adder by applying the specific TSA transformations that are the inverses of the TSP sequences for adders [3] . There are several potential sequences that transform . , into n", depending on the increment of k. The straightforward process of grouping the modules GPk and C_1 that compose GP and Cz_ is illustrated in Figure 5 for 126, which is to be transformed into 46. We now describe the general procedures for transforming C_1 into C-1 and GPg into GPk.
These are applied to modules of the circuit from right to left, that is, from primary outputs to primary inputs. Figure 5 . Let V(T(Ci)) denote the values of the primary inputs that justify the tests T(C) applied to module Ci. In the following tables, we simplify these expressions as much as possible to describe the form of the tests but avoid lengthy descriptions of easily computed test sets.
The goal of the circuit transformations in Table I is to move all fanout internal to Ck2_ to its periphery, which is accomplished by steps 1 and 2, and subsequently apply distribution to produce Ck2_ in two-level form. Step Circuit Translk)rmation Step 
